

FIG. 1




FIG. 2
PRIOR ART




FIG. 3




FIG. 4
PRIOR ART

$$|V_{reg}| > |V_{TP}| + |V_{TN}|$$




FIG. 5

$$|V_{reg}| \leq |V_{TP}| + |V_{TN}|$$




FIG. 6




FIG. 7





FIG. 8



t_{ONN} : n-CHANNEL TRANSISTOR ON

t_{ONP} : p-CHANNEL TRANSISTOR ON

t_{OFF} : BOTH OF n-CHANNEL AND p-CHANNEL TRANSISTORS OFF

FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23





FIG. 24

FIG. 24 is a schematic diagram of a circuit 2. The circuit 2 includes a selection signal SEL1, a voltage source Vreg, a resistor Rf, a capacitor Cg, a capacitor Cd, a transistor Tnp, a transistor Tpn, a resistor Rf, and a crystal X'tal. The circuit 2 is configured to output a signal OUT based on the selection signal SEL1 and the voltage source Vreg.



WHEN SELECTION SIGNAL SEL1 BECOMES HIGH LEVEL, HIGH VOLTAGE V_{reg} IS OUTPUT.

WHEN SELECTION SIGNAL SEL1 BECOMES LOW LEVEL, LOW VOLTAGE V_{reg} IS OUTPUT.

FIG. 25




FIG. 26A




FIG. 26B




FIG. 27A

SHORTAGE OF POWER SUPPLY
(SELECTION OF CONSTANT CURRENTS)




FIG. 27B

SHORTAGE OF POWER SUPPLY
(SELECTION OF CONSTANT CURRENTS)

